### 30.3 Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS

Daihyun Lim<sup>1</sup>, Jonghae Kim<sup>2</sup>, Jean-Olivier Plouchart<sup>2</sup>, Choongyeun Cho<sup>2</sup>, Daeik Kim<sup>2</sup>, Robert Trzcinski<sup>2</sup>, Duane Boning<sup>1</sup>

<sup>1</sup>Massachusetts Institute of Technology, Cambridge, MA, <sup>2</sup>IBM, Hopewell Junction, NY



A static CML divide-by-2 frequency divider is integrated in 65nm SOI CMOS. The maximum operating frequency is 90GHz while dissipating 52.4mW. The self-oscillation frequency is 92GHz with 0.57pJ switching energy. Measurement of self-oscillation frequency at multiple bias conditions enables estimation of the variation in threshold voltage, capacitance, and resistance.

D. Lim

See Digest page 542

### **Outline**

- Motivation
- Design of a mm-Wave Static CML Frequency Divider in 65nm SOI CMOS
- Implementation & Measurement
- Extraction of Circuit Parameter Variability
- Conclusion

## **Design of Frequency Divider**

#### Design concerns:


A. Bandwidth: 
$$f_{SO} \approx \frac{g_{m,Diff}}{2\pi \cdot C_{P,tot}} \approx \frac{1}{2\pi \cdot R_L C_{P,tot}} > 30 \text{ GHz}$$

$$C_{P,tot} = C_{Diff} + C_L + C_{R_L} + C_W \approx 20 \text{ fF}$$

B. Voltage swing: 
$$SW = R_L C_{P-P} > 1 V_{P-P}$$
  $R \approx 230 \Omega$ 


C. Inductive peaking: 
$$L = \frac{R_L^2 C_{P,tot}}{3.1} \approx 330 \text{ pH}$$






- Reduced VCO tuning range
- Signal power loss through interconnect
- Reduced operation range of frequency divider
- Process variation of the frequency divider must be carefully considered in an early design stage.


# **Layout and Die Photo**




### **Divider Schematic**




# **Selected Technology**



# **Self-Oscillation of Frequency Divider**




# **Back-Propagation-of-Variation**




Pseudo-Inversion of sensitivity matrix


# **Input Sensitivity Curves**



### **Correlation Between Circuit Parameters**



### **Inductive Peaking and Layout Alternatives**



# **Summary & Conclusion**

- A 90GHz 2:1 static CML frequency divider is implemented in 65nm SOI CMOS.
- The divider operates up to 100.2GHz for a 4.87dBm differential input with 52.4mW.
- Process variation is highly systematic across a wafer with more than 90% cross correlation between wafers.
- The variation of circuit parameters and their correlation are estimated using the sensitivity analysis.

### **Systematic Wafer-to-Wafer Variation**

